30 July 2023

Clock Gating Circuit

Clock gaters are used to reduce the power consumption, it is a technique/methodology to turn off the clock to certain parts of the digital design when not needed.

Simple AND gate may used as clock gater. But it has some limitation, that is it will create glitches.

Hence, the circuit with Negedge Latch and AND gate is used as clock gater.




No comments:

Post a Comment

D-Algorithm

Inducing the fault in any node and propagating the fault effect from the fault site to the primary output is called D-Algorithm. D-Algorithm...